Computer Science 61C Fall 2021 Wawrzynek and Weaver

Introduction to Assembly: RISC-V Instruction Set Architecture

Administrivia

Computer Science 61C Fall 2021 Wawrzynek and We

- Assignments Due Next Week:
 - Homework 2: 9/22
 - Lab 2: 9/17 (today!)
 - Lab checkoffs will end promptly at 4PM on Fridays!
- Project 1 is due on 9/20
- Upcoming Assignments:
 - Lab 3, due 9/24
 - Homework 3 released, due 9/24



Outline

Computer Science 61C Fall 2021 Wawrzynek and Weaver

- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- And in Conclusion ...



Outline


Computer Science 61C Fall 2021 Wawrzynek and Weaver

- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- And in Conclusion ...



4

Levels of Representation/Interpretation



Wawrzynek and Weaver

Instruction Set Architecture (ISA)

Computer Science 61C Fall 2021 Wawrzynek and Wea

- Job of a CPU (Central Processing Unit, aka Core): execute instructions
- Instructions: CPU's primitive operations
 - Instructions performed one after another in sequence
 - Each instruction does a small amount of work (a tiny part of a larger program).
 - Each instruction has an operation applied to operands,
 - and might be used to change the sequence of instructions.
- CPUs belong to "families," each implementing its own set of instructions
- CPU's particular set of instructions implements an <u>Instruction Set</u> <u>Architecture (ISA)</u>
 - Examples: ARM, Intel x86, MIPS, RISC-V, IBM/Motorola PowerPC (old Mac), x86_64, ...



Instruction Set Architectures

Computer Science 61C Fall 2021 Wawrzynek and Wea

- Early trend was to add more and more instructions to new CPUs to do elaborate operations, Complex Instruction Set Computer (CISC)
 - VAX architecture had an instruction to evaluate polynomials!
- RISC philosophy: Cocke IBM, Patterson (UCB), Hennessy (Stanford), 1980s
 Reduced Instruction Set Computer (RISC)
 - Keep the instruction set small and simple, makes it easier to build fast hardware
 - Let software do complicated operations by composing simpler ones



So Why Do Some Architectures "Win"?

Computer Science 61C Fall 2021 Wawrzynek and We

- The big winners: x86/x64 (servers) and Arm (phones/ embedded)
 - Neither are the cheapest nor the best architectures available...
- They won because of the legacy software stack...
 - x86 had Windows and then Linux for servers and a history of optimizing for performance without breaking old things.
 - For a decades everything automatically ran faster because of Moore's Law ...
 - Arm became entrenched with Linux->Android in the phone market
- But since our focus is understanding how computers work, our software stack is RISC-V



Assembly Language Programming

ARM

LDR r0,[p_a] LDR r1,[p_b] ADD r3,r0,r1

STR r3,[p_w]

ADD r0,r2,r3 STR r0,[p_x]

LDR r0,[p_d] ADD r3,r2,r0

STR r3,[p_y]

- Each assembly language is tied to a particular ISA (its just a human readable version of machine language).
- Why program in assembly language versus a high-level language?
 - Back in the day, when ISAs where complex and compilers where immature hand optimized assembly code could beat what the compiler could generate.
- These days ISAs are simple and compilers beat humans
 - Assembly language still used in small parts of the OS kernel to access special hardware resources
- For us ... learn to program in assembly language
 - Best way to understand what compilers do to generate machine code
 - Best way to understand what the CPU hardware does

x86

pushl %ebp

movl %esp,%ebp
subl \$0x4,%esp

movl \$0x0,0xfffffffc(%ebp)
cmpl \$0x63,0xfffffffc(%ebp)

jle 08048930 jmp 08048948







Computer Science 61C Fall 2021

LDR r2,[p_c] k and Weaver

And the Road To Future Classes...

Computer Science 61C Fall 2021 Wawrzynek and Wea

- CS164: Compilers
 - Learn how to build compilers. A compiler goes from source code to assembly language.
- CS162: O/S
 - OS needs a small amount of assembly for doing things the "high level" language doesn't support
 - Such as accessing special resources
- CS152: Computer Architecture
 - How to build the hardware that supports the assembly:
 So we use assembly to debug the hardware design!
- CS161: Security
 - Exploit code ("shell code") is often in assembly and exploitation often requires understanding the assembly language & calling-convention of the target



Outline

Computer Science 61C Fall 2021 Wawrzynek and Weaver

- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- And in Conclusion ...



What is RISC-V?

Computer Science 61C Fall 202



- Fifth generation of RISC design from UC Berkeley
- A high-quality, license-free, royalty-free RISC ISA specification
 - Implementors do not pay any royalties
 - Large community of users <u>riscv.org</u>: industry, academia
 - Full software stack
- Appropriate for all levels of computing system, from microcontrollers to supercomputers
 - 32-bit, 64-bit, and 128-bit variants
 - (we're using 32-bit in class, textbook uses 64-bit)
- Standard maintained by non-profit RISC-V Foundation



Particularly Good For Teaching...

Computer Science 61C Fall 2021 Wawrzynek and Wea

- It is a well designed RISC (the 5th generation) informed from earlier attempts
- Generally only one way to do any particular thing
 - Only exception is two different atomic operation options: Load Reserved/Store Conditional Atomic swap/add/etc...
- Clean design for efficient concurrent operations
 - Ground-up understanding of how multiple processors can work together
- Kind to implementers
 - Which means relatively kind when we have you implement one!



Outline

Computer Science 61C Fall 2021 Wawrzynek and Weaver

- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- And in Conclusion ...



Assembly Variables: Registers


omputer Science 61C Fall 2021 Wawrzynek and Wea

- Unlike HLL like C or Java, assembly does not have variables as you know and love them
 - More primitive, instead what simple CPU hardware can directly support
- Assembly language operands are objects called registers
 - Limited number of special places to hold values, built directly into the hardware
 - Arithmetic operations can only be performed on these in a RISC!
 - Only memory actions are loads & stores
 - CISC can also perform operations on things pointed to by registers
- Benefit:
 - Since registers are directly in hardware, they are very fast to access



Registers live inside the Processor: instructions to move values from memory to registers, instructions to operation on registers

Computer Science 61C Fall 2021 Wawrzynek and Wea





Speed of Registers vs. Memory

Computer Science 61C Fall 2021 Wawrzynek and N

- Given that
 - Registers: 32 words (128 Bytes)
 - Memory (DRAM): Billions of bytes (2 GB to 16 GB on laptop)
- and physics dictates...
 - Smaller is faster
- How much faster are registers than DRAM??
- About 100-500 times faster!
 - in terms of *latency* of one access




Number of RISC-V Registers

"Regfile"

Drawback: The number of registers is limited (32 on RISC-V)

- Why limited number?
 - Registers are in hardware. To keep them really fast, their number is limited.
 - Limited number of bits in instructions to be allocated to indexing/addressing registers.
- Solution: RISC-V code must be carefully written to use registers efficiently
- 32 registers in RISC-V, referred to by number x0 x31
 - Registers are also given symbolic names:
 These will be described later and are a "convention"/"ABI" (Application Binary Interface):
 Not actually enforced in hardware but needed to follow to keep software consistent
 - Each RISC-V register is 32 bits wide (RV32 variant of RISC-V ISA)
 - Groups of 32 bits called a word in RISC-V ISA
 - P&H CoD textbook uses the 64-bit variant RV64 (explain differences later)
- x0 is special, always holds the value zero and can't be changed
 - So really only 31 registers able to hold variable values





C, Java Variables vs. Registers

Computer Science 61C Fall 2021 Wawrzynek and Wes

- In C (and most HLLs):
 - Variables declared and given a type
 - Example: int fahr, celsius; char a, b, c, d, e;
 - Each variable can ONLY represent a value of the type it was declared (e.g., cannot mix and match int and char variables)
 - In some languages (eg., Python) If types are not declared, the object carries around the type with it:

```
a = "fubar" # now a is a string
a = 121 # now a is an integer
```


- In Assembly Language:
 - Registers have no type;
 - Operation determines how register contents are interpreted



A word about RISC-V Memory Alignment...

Computer Science 61C Fall 2021 Wawrzynek and We

- Memory is addressed by Bytes, but many RISC-V memory operations address 32-bit words
- Word-aligned: integers start on even 4-Byte boundaries (address is even multiple of 4 - last 2-bits of address is 00)
- RISC-V does not require that integers be word aligned...
 - But it is very very bad if you don't make sure they are...
- Consequences of unaligned integers
 - Slowdown: The processor is allowed to be a lot slower when it happens
 - In fact, a RISC-V processor may natively only support aligned accesses, and do unalignedaccess in software!
 - An unaligned load could take *hundreds of times longer*!
 - Lack of atomicity: The whole thing doesn't happen at once...
 can introduce lots of very subtle bugs
- So in *practice*, RISC-V requires integers word-aligned





RISC-V Instructions

omputer Science 61C Fall 2021 Wawrzynek and Wea

- Instructions are fixed, 32b long
 - Must be word aligned
- Instruction formats define how machine instructions are encoded.
- Each instruction uses one of these predefined formats:

31	30	25	24	21	20	19		15	14	12	11	8	7	6	0	
	funct7			rs2			rs1		funct	3		rd		opco	de	R-type
	j	imm[1]	1:0]				rs1		funct	3		$^{\mathrm{rd}}$		opco	de	I-type
	imm[11:5]			rs2			rs1		funct	3		imm[4]	:0]	opco	de	S-type
imm[1	[2] imm[10:5]		rs2			rs1		funct	3	imn	n[4:1] i	mm[11]	opco	$\overline{\mathrm{de}}$	B-type
			imr	n[31:1]	2]							$_{\mathrm{rd}}$		opco	de	U-type
imm[2]	[20] i	$\mathrm{imm}[10]$	0:1]	in	nm[11]		imn	n[19]	9:12]			$^{\mathrm{rd}}$		opco	de	J-type



Outline

Computer Science 61C Fall 2021 Wawrzynek and Weaver


- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- And in Conclusion ...



RISC-V Instruction Assembly Syntax

Computer Science 61C Fall 2021 Wawrzynek and We

Instructions have an opcode and operands





Addition and Subtraction of Integers

omputer Science 61C Fall 2021 Wawrzynek and We

- Addition in Assembly
 - Example: add x1,x2,x3 (in RISC-V)
 - Equivalent to: a = b + c (in C)
 where C variables ⇔ RISC-V registers are:

$$a \leftrightarrow x1$$
, $b \leftrightarrow x2$, $c \leftrightarrow x3$

- Subtraction in Assembly
 - Example: sub x3,x4,x5 (in RISC-V)
 - Equivalent to: **d** = **e f** (in C) where C variables ⇔ RISC-V registers are:

$$d \Leftrightarrow x3, e \Leftrightarrow x4, f \Leftrightarrow x5$$



Addition and Subtraction of Integers Example 1

Computer Science 61C Fall 2021 Wawrzynek and Wea

How to do the following C statement?

```
a = b + c + d - e;
```

Break into multiple instructions

```
add x1, x2, x3 # temp = b + c
add x1, x1, x4 # temp = temp + d
sub x1, x1, x5 # a = temp - e
```



Register x0

Computer Science 61C Fall 2021 Wawrzynek and Wea

Very useful: always holds zero and can never be changed (does not require initialization)

Ex: Moving a value from one register to another:

add
$$x3, x4, x0$$
 (in RISC-V) same as $f = g$ (in C)

- Or, whenever a value is produced and we want to throw it away (in the "bit bucket), write to x0:
- By convention RISC-V has a specific no-op instruction
 add x0 x0 x0
- Also, we will see x0 used later with "jump-and-link" instruction



Immediates

omputer Science 61C Fall 2021 Wawrzynek and Wea

- Immediates are used to provide numerical constants
- Constants appear often in code, so there are special instructions for them:
- Ex: Add Immediate:

addi
$$x3,x4,-10$$
 (in RISC-V)
 $f = g - 10$ (in C)

where RISC-V registers x3, x4 are associated with C variables f, g

 Syntax similar to add instruction, except that last argument is a number instead of a register

addi
$$x3,x4,0$$
 (in RISC-V) same as $f = g$ (in C)

27

Immediates & Sign Extension...

Computer Science 61C Fall 2021 Wawrzynek and Wea

- Immediates are necessarily small
 - An I-type instruction can only have 12 bits of immediate
- In RISC-V immediates are "sign extended"
 - So the upper bits are the same as the top bit
- So for a 12b immediate...
 - Bits 31:12 get the same value as Bit 11

a₁₁, a₁₀, a₉, a₈, a₇, a₆, a₅, a₄, a₃, a₂, a₁, a₀


1 1 1

 a_{11} , a_{1



Data Transfer: Load from and Store to memory


Computer Science 61C Fall 2021



Memory Addresses are in Bytes

omputer Science 61C Fall 2021 Wawrzynek and Wea

- Data typically smaller than 32 bits, but rarely smaller than 8 bits (e.g., char type)
 - So everything is a multiple of 8 bits
- Remember, size of word is 4 bytes
- Memory is addressable to individual bytes
- ... Word addresses are 4 bytes apart
 - words take on the address of their least-significant byte (in "little-endian convention")
 - remember to keep words aligned



Least-significant byte gets the smallest address

Transfer from Memory to Register

Computer Science 61C Fall 2021 Wawrzynek and We

• C code
int A[100];
g = h + A[3];

Assume: **x13** holds base register (pointer to A[0]), **x12** holds **h**

Note: 12 is offset in bytes

Offset must be a constant known at assembly time

Using Load Word (1w) in RISC-V:

```
lw x10,12(x13) # reg x10 gets A[3] add x11,x12,x10 # g = h + A[3]
```



Transfer from Register to Memory

Computer Science 61C Fall 2021 Wawrzynek and Wea

• C code
int A[100];
A[10] = h + A[3];

Assume: **x13** holds base register (pointer), **x12** holds **h**

Note: 12,40 is offsets in bytes

Using Store Word (sw) in RISC-V:

```
lw x10,12(x13) # Temp reg x10 gets A[3]
add x10,x12,x10 # Temp reg x10 gets h + A[3]
sw x10,40(x13) # A[10] = h + A[3]
```

x13+12 and x13+40 must be multiples of 4 to maintain alignment



Loading and Storing Bytes

Computer Science 61C Fall 2021 Wawrzynek and Wea

In addition to word data transfers
 (1w, sw), RISC-V has byte data transfers;

load byte: 1b

store byte: sb

- Same format as lw, sw
- E.g., $1b \times 10, 3 \times 11$

 contents of memory location with address = sum of "3" + contents of register x11 is copied to the low byte position of register x10.

```
x10:

...is copied to "sign-extend"

This bit

byte
loaded
```



RISC-V also has "unsigned byte" loads (1bu) which zero extend to fill register. Why no unsigned store byte sbu?

Example - Tracing Assembly Code

Computer Science 61C Fall 2021 Wawrzynek and Wea

ado	li	x 11	L,x	0,0	x3f5
sw	x1	L1,() (x	5)	
1b	x1	L2,1	L (x	5)	

Answer	x12
Α	0x5
В	0xf
С	0x3
D	0xfffffff

What's the final value in x12?



Example - Tracing Assembly Code

Computer Science 61C Fall 2021 Wawrzynek and Wea

What's the value in x12?

Answer	x12
Α	0x5
В	0xf
С	0x3
D	Oxffffffff



Note Endianness...

Computer Science 61C Fall 2021

Wawrzynek and Weav

- Remember, RISC-V is "little endian"
 - byte[0] = least significant byte of the number
 - byte[3] = most significant byte of the number
- So for this example...
 - byte[0] = 0xf5
 - byte[1] = 0×03
 - byte[2] = 0×00
 - byte[3] = 0×00



Another Example

Computer Science 61C Fall 2021

Wawrzynek and Western Science 61C Fall 2021

ado	di x11,x0,0x8f5
sw	x11,0(x5)
1b	x12,1(x5)

Answer	x12	
Α	0x8	
В	0xf8	
С	0x3	
D	0xffffff8	

What's the final value in x12?



Example - Tracing Assembly Code

Computer Science 61C Fall 2021 Wawrzynek and Wea

ado	di x11,x0,0x8f5
sw	x11,0(x5)
1b	x12,1(x5)

What's the value in x12?

Answer	x12	
A	0x8	
В	0xf8	
С	0x3	
D	0xfffffff8	



Two Reasons for The Answer...

Computer Science 61C Fall 2021
Wawrzynek and

- The immediate got sign extended...
 - So 0xfffff8f5 got written
- Then load byte is called
 - So it will load byte[1], which is 0xf8
- But load byte sign extends too...
 - So what gets loaded into the register is 0xfffffff8
- If we did 1bu we'd instead get 0xf8



RISC-V Logical Instructions

Computer Science 61C Fall 2021 Wawrzynek and We

Useful to operate on fields of bits within a word e.g., characters within a word (8 bits)
Operations to pack /unpack bits into words
Called *logical* operations

	С	Java	
Logical operations	operators	operators	RISC-V instructions
Bitwise AND	&	&	and
Bitwise OR			or
Bitwise XOR	٨	٨	xor
Shift left logical	<<	<<	sll
Shift right	>>	>>	srl/sra



Logical Shifting

Computer Science 61C Fall 2021 Wawrzynek and Wea

- Shift Left Logical: slli x11, x12, 2 # x11 = x12 << 2
 - Store in x11 the value from x12 shifted 2 bits to the left (they fall off end), inserting 0's on right; << in C

Before: 0000 0002₁₆

0000 0000 0000 0000 0000 0000 0000 00102

After: $0000\ 0008_{16}$

0000 0000 0000 0000 0000 0000 10<u>00</u>2

What arithmetic effect does shift left have?

- Shift Right Logical: srli is opposite shift; >>
 - Zero bits inserted at left of word, right bits shifted off end



Arithmetic Shifting

omputer Science 61C Fall 2021 Wawrzynek and Wea

- Shift right arithmetic (srai) moves n bits to the right (inserting sign bit into empty bits)
- For example, if register x10 contained
 1111 1111 1111 1111 1111 1110 0111_{two}= -25_{ten}
- If execute sra x10, x10, 4, result is:

- Unfortunately, this is NOT same as dividing by 2ⁿ
 - Fails for odd negative numbers
 - C arithmetic semantics is that division should round towards 0



Transfer Array Value from Memory to Register with Variable Indexing

Computer Science 61C Fall 2021 Wawrzynek and Wea

```
• C code
int A[100];/* x13 */
int i;    /* x14 */
...
g = h + A[i]; /* h = x12, g = x11, tmp = x15 */
```

Using Load Word (1w) in RISC-V with pointer arithmetic:

```
sll x15,x14,2  /* Multiply i by 4 for ints */
add x15,x15,x13 /* A + 4 * i */
lw x10,0(x15)
add x11,x12,x10
```



Decision Making / Control Flow Instructions


Computer Science 61C Fall 2021 Wawrzynek and Wear

- Based on computation, do something different
- Normal operation on CPU is to execute instructions in sequence
- Need special instructions for if-else-statements and looping in standard programming languages
- RISC-V: if-statement instruction is

beq register1, register2, L1

means: go to instruction labeled L1 if (value in register1) == (value in register2)

-otherwise, go to next instruction
- beq stands for branch if equal
- Other instruction: bne for branch if not equal





Types of Branches

omputer Science 61C Fall 2021 Wawrzynek and Wea

- Branch change of control flow
 - Conditional Branch change control flow depending on outcome of comparison
 - branch if equal (beq) or branch if not equal (bne)
 - Also branch if less than (b1t) and branch if greater than or equal (bge)
- **Unconditional Branch** always branch
 - a RISC-V instructions for this call jumps



Outline

Computer Science 61C Fall 2021 Wawrzynek and Weaver

- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- And in Conclusion ...



Labels In Assembly Language...

Computer Science 61C Fall 2021 Wawrzynek and We

- We commonly see "labels" in the code
 - foo: add x2 x1 x0
- The assembler converts these into positions in the code
 - At what address in the code is that label ...
- Labels give control flow instructions, such as jumps and branches, a place to go ...
 - e.g. bne x0 x2 foo
- The assembler in outputting the code does the necessary calculation so the jump or branch will go to the right place



Example if Statement

Computer Science 61C Fall 2021
Wawrzynek and W

Assuming assignments below, compile if block

$$f \rightarrow x10$$
 $g \rightarrow x11$ $h \rightarrow x12$
 $i \rightarrow x13$ $j \rightarrow x14$

```
if (i == j) bne x13, x14, done
f = g + h; add x10, x11, x12
```

done:



Example if-else Statement

Computer Science 61C Fall 2021 Wawrzynek and We

Assuming assignments below, compile

$$f \rightarrow x10$$
 $g \rightarrow x11$ $h \rightarrow x12$ $i \rightarrow x13$ $j \rightarrow x14$



Magnitude Compares in RISC-V

Computer Science 61C Fall 2021 Wawrzynek and Weav

Until now, we've only tested equalities (== and != in C);
 General programs need to test <, >, >=, <= as well.

"Branch on Less Than"

Syntax: blt reg1, reg2, label

Meaning: if (reg1 < reg2) // Registers are signed goto label;

"Branch on Less Than Unsigned"

Syntax: bltu reg1, reg2, label

Meaning: if (reg1 < reg2) // treat registers as unsigned integers goto label;

"Branch on Greater Than or Equal" (and it's unsigned version) also exist: bge, bgeu



But RISC philosophy...

Computer Science 61C Fall 2021
Wawrzynek and We

- RISC-V doesn't have "branch if greater than" or "branch if less than or equal"
- Instead you can reverse the arguments:

$$A > B \equiv B < A$$

 $A \le B \equiv B \ge A$

- The assembler defines pseudo-instructions for your convenience:
 - bgt x2 x3 foo becomes
 - blt x3 x2 foo



C Loop Mapped to RISC-V Assembly

Computer Science 61C Fall 2021 Wawrzynek and Weave

```
int A[20];
int sum = 0;
for (int i=0; i<20; i++)
   sum += A[i];</pre>
```

Loop has 7 instructions

```
# Assume x8 holds pointer to A
# Assign x10=sum, x11=i
add x10, x0, x0 # sum=0
add x11, x0, x0 # i=0
addi x12,x0,20 # x12=20
Loop:
bge x11, x12, exit:
sll x13, x11, 2 # i * 4
add x13, x13, x8 # A + i
lw x13, 0(x13) # *(A + i)
add x10, x10, x13 # increment sum
addi x11, x11, 1 # i++
               # Iterate
i Loop
exit:
```



C Loop Mapped to RISC-V Assembly

Computer Science 61C Fall 2021 Wawrzynek and Weave

```
int A[20];
int sum = 0;
   sum += A[i];
```

Loop now 6 instructions

Slightly optimized

```
# Assume x8 holds base address of A
                          # Assign x10=sum, x11=i*4
for (int i=0; i<20; i++) add x10, x0, x0 # sum=0
                          add x11, x0, x0 # i=0
                          addi x12, x0, 80 \# x12=20*4
                          Loop:
                          bge x11, x12, exit:
                          add x13, x11, x8 # A + i
                          lw \times 13, 0(\times 13) # *(A + i)
                          add x10, x10, x13 # increment sum
                          addi x11, x11, 4 # i++
                          j Loop
                                             # Iterate
                          exit:
```



More optimizations:

Computer Science 61C Fall 2021 Wawrzynek and Weaver

```
int A[20];
int sum = 0;
for (int i=0; i<20; i++)
   sum += A[i];</pre>
```

- Inner loop is now 4 instructions rather than 6
 - Directly increment ptr into A array
 - And only 1 branch/jump rather than two
 - Because first time through is always true so can move check to the end!
 - The compiler will often do this automatically for optimization

```
# Assume x8 holds base address of A
# Assign x10=sum
# Assume x11 holds ptr to next A
add x10, x0, x0 # sum=0
add x11, x0, x8 # Copy of A
addi x12, x8, 80 # x12=80 + A
loop:
lw x13, 0(x11)
add x10, x10, x13
addi x11, x11, 4
blt x11, x12, loop
```



Outline

Computer Science 61C Fall 2021 Wawrzynek and Weaver

- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- And in Conclusion ...



In Conclusion,...

Computer Science 61C Fall 2021
Wawrzynek and We

- 1. Instruction set architecture (ISA) specifies the set of commands (instructions) a computer can execute
- 2. Hardware registers provide a few very fast variables for instructions to operate on
- RISC-V ISA requires software to break complex operations into a string of simple instructions, but enables faster, simple hardware
- 4. Assembly code is human-readable version of computer's native machine code, converted to binary by an assembler

